



1/22




FIG._1A




FIG._1B

2/22




FIG._2

FIG._3B







FIG._3A



- -









FIG._6










FIG._7












FIG._11

7/22




FIG._12

8 / 22




FIG._13


APPROVED


DRAFTSMAN


BY


O'G. FIG.


CLASS SUBCLASS











APPROVED

BY DRAFTSMAN O.G. FIG.

CLASS SUBCLASS





FIG._17A

-






FIG._17B

+




FIG._17C




FIG._18

ρp

14/22





FIG._19



15/22




FIG._20A







FIG._20B







17/22







FIG._21B





READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._22



PROGRAM ALGORITHM

FIG._23

20 / 22




FIG._24




FIG._25

+

APPROVED	O.G. FIG.		
BY	CLASS	SUBCLASS	
DRAFTSMAN			

	SELECTED CONTROL GATE V _{CG}	DRAIN V _D	50URCE V5	ERASE GATE V _{EG}
READ	VPG	V _{REF}	V ₅₅	V _E
PROGRAM	VPG	V _{PD}	V ₅₅	V _E
PROGRAM VERIFY	VPG	VREF	V ₅₅	V _E
ERASE ERASE VERIFY	VPG VPG	V _{REF}	V55 V55	V _E

TABLE 1

FIG._26

(TYPICAL) VALUES)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERA5E VERIFY
VPG	۷ور	12V	V _{CC} +&V	V _{CC}	V _{CC} -SV
Vcc	54	5٧	5V	54	·5 V
VPD	V55	87	8V	V55	V55
V _E	V55	V45	V55	20V	V55
UNGELECTED CONTROL GATE	V55	V55	V55	V55	V55
UNSELECTED BIT LINE	V _{REF}	VREF	VREF	VREF	V _{REF}

V₅₅=0V, V_{REF}=1.5V, SV=0.5V-1V

TABLE 2

FIG._27